During the Long Shutdown 2 (LS2) of the LHC in 2018/2019, the ALICE experiment plans the installation of a novel Inner Tracking System (ITS). The upgraded detector will fully replace the current ITS having six layers by seven layers of Monolithic Active Pixel Sensors (MAPS). The upgraded ITS will have significantly improved tracking and vertexing capabilities, as well as readout rate to cope with the expected increased Pb-Pb luminosity in LHC. The choice of MAPS has been driven by the specific requirements of ALICE as a heavy ion experiment dealing with rare probes at low p T . This leads to stringent requirements on the material budget of 0.3 % X/X 0 per layer for the three innermost layers. Furthermore, the detector will see large hit densities of ∼ 19 cm −2 /event on average for minimum-bias events in the inner most layer and has to stand moderate radiation loads of 700 kRad TID and 1 × 10 13 1 MeV n eq /cm 2 NIEL at maximum. The MAPS detectors are manufactured using the TowerJazz 0.18 µm CMOS Imaging Sensor process on wafers with a high-resistivity epitaxial layer. This contribution summarises the recent R&D activities and focuses on results on the large-scale pixel sensor prototypes.
Introduction
ALICE (A Large Ion Collider Experiment) [1] is a general-purpose, heavy-ion experiment at the CERN LHC. It's main goal is to study the physics properties of the Quark-Gluon Plasma (QGP). During the Long Shutdown 2 (LS2) of the LHC in 2018/2019, ALICE will undergo a major upgrade in order to significantly enhance its physics capabilities, in particular for high precision measurements of rare probes at low transverse momenta.
ALICE Upgrade
The ALICE upgrade programme during LS2 is based on a combination of detector upgrades improving their physics performance and preparing them for a significant luminosity increase to L = 6 × 10 27 cm −2 s −1 for nucleus-nucleus (A-A) collisions. The increased luminosity will lead to a Pb-Pb interaction rate of about 50 kHz. The study of rare probes at low transverse momenta in heavy-ion collisions make triggering impossible due to the large combinatorial background. Thus, the upgraded experimental apparatus is designed to readout all Pb-Pb interactions, accumulating events corresponding to an integrated luminosity of more than 10 nb −1 . This minimum bias data sample will provide an increase in terms of statistics by about a factor 100 with respect to the programme until LS2. The upgraded detector will provide improved vertexing and tracking capabilities at low p T . In summary, the detector upgrade [2] consists of the following sub-system upgrades:
• Reduction of the beam pipe radius from 29.8 mm to 19.8 mm allowing the inner layer of the central barrel silicon tracker being moved closer to the interaction point.
• New high-resolution, high-granularity, low material budget silicon trackers:
-Inner Tracking System (ITS) [3] covering mid-rapidity.
-Muon Forward Tracker (MFT) [4] covering forward rapidity.
• The wire chambers of the Time Projection Chamber (TPC) will be replaced by GEM detectors and new electronics will be installed in order to allow for a continuous readout [5] .
• Upgrade of the forward trigger detectors and the Zero Degree Calorimeter [6] .
• Upgrade of the readout electronics of the Transition Radiation Detector (TRD), Time-OfFlight (TOF) detector, PHOS and Muon Spectrometer for high rate operation.
• Upgrade of online and offline systems (O 2 project) [2] in order to cope with the expected data volume.
ALICE ITS Upgrade
The main goals of the ITS upgrade are to achieve an improved reconstruction of the primary vertex as well as decay vertices originating from heavy-flavour hadrons and an improved performance for detection of low-momentum particles. The design objectives are to improve the impact parameter resolution by a factor of 3 and 5 in the rϕ and z coordinate, respectively, at a transverse momentum p T of 500 MeV/c. Furthermore, the tracking efficiency and the transverse momentum resolution at low p T will improve and the readout rate will be increased to 50 kHz in Pb-Pb and 400 kHz in pp collisions. In order to achieve this the following measures will be taken. The innermost detector layer will be moved closer to the beam-pipe from 39 mm to 22 mm. The material budget will be reduced down to 0.3 % X/X 0 per layer for the innermost layers while for the outer layers will be about 0.9 % X/X 0 . Furthermore, the pixel size will shrink from the current 50 µm × 425 µm to O(30 µm × 30 µm). In addition the granularity will be increased by an additional seventh layer. All layers of the upgraded ITS will be equipped with pixel sensors. The upgraded ITS is designed such as to allow easy removal and insertion during the yearly shutdown periods. In order to evaluate the physics performance of the upgraded ITS extensive Monte-Carlo simulations have been performed. As shown in Fig. 1 , the expected pointing resolution will improve by a factor for 3 and 5 in rϕ and z direction, respectively. Furthermore, the tracking efficiency at low momenta will significantly improve.
Layout and Running Environment of the Upgraded ITS
The upgraded ITS, as shown in Fig. 2 , will have seven layers which are grouped into the Inner Barrel (IB), containing the innermost three layers, and the Outer Barrel (OB) containing the middle two and the outer two layers. Although the requirements on the pixel chips are slightly different for the IB and OB, we aim to deploy the same chip on all seven layers (cf. Tab. 1). The upgraded ITS will provide pseudo-rapidity coverage of |η| < 1.22 spanning over 90 % of the most luminous beam interaction region. The radial positions of the layers were optimised in order to achieve the best combined performance in terms of pointing resolution and transverse-momentum resolution and tracking efficiency in Pb-Pb collisions at hit densities of about 19 cm −2 /event on average for minimum-bias events in the innermost layer. The detector will cover a total surface of 10.3 m 2 containing about 12.5 × 10 9 pixels with binary readout. The upgraded ITS will be operated at room Integration time < 30 µs Power density < 300 mW/cm 2 < 100 mW/cm 2 Temperature 20 • C to 30 • C TID radiation hardness a 700 krad 10 krad NIEL radiation hardness a 1 × 10 13 1 MeV n eq /cm 2 3 × 10 10 1 MeV n eq /cm 2 a These values include a safety factor of ten.
temperature (20 • C to 30 • C) using water cooling. The expected radiation load at the innermost layer is expected to be 700 krad of Total Ionising Dose (TID) and 1 × 10 13 1 MeV n eq /cm 2 of NonIonising Energy Loss (NIEL) including a safety factor of ten. In order to meet the material budget requirements the silicon sensors will be thinned down to a thickness of 50 µm.
Choice of Pixel Chip Technology
Summarising the considerations above, the upgraded ITS will have very thin sensors, very high granularity and will cover a fairly large area. Furthermore, the radiation levels are only moderate compared to the other LHC experiments. In the past decade there has been a lot of progress on Monolithic Active Pixels Sensors (MAPS), which can now be considered for the construction of tracking systems in high-energy physics experiments. The ULTIMATE chip of the STAR PXL detector [7] at RHIC is the first successfully running, large-scale application. However, further R&D is required to meet the much more stringent requirements of the ITS upgrade compared to the STAR experiment in terms of integration time, power consumption and radiation hardness. 
Pixel Chip Development
The sensors of upgraded ITS will be manufactured using the 0.18 µm CMOS Imaging Sensor process by TowerJazz 1 . This process provides up to six metal layers allowing for a high-density, low-power circuitry. Furthermore, the gate oxide thickness of about 3 nm provides a sufficient TID radiation tolerance. This has already been confirmed in measurements on basic transistor structures [8] . The key feature of the process, however, is the special deep p-well. As shown in Fig. 2 , the n-wells of PMOS transistors are housed in additional p-wells, preventing the transistor n-wells from competing with the n-well of the collection electrode for charge collection. Hence, full CMOS logic can be used within the matrix and as consequence, more complex in-pixel circuitry is possible. An epitaxial layer with high resistivity (∼ kΩcm) serves as active volume. In order to increase the depletion volume and to optimise the charge-collection efficiency, a moderate reverse substrate bias can be applied. This is essential to increase the output signal of the collection n-well which is proportional to ∼ Q/C. In order to achieve a high signal, the charge collected by the central pixel needs to be increased. Furthermore, the capacitance of the pixel needs to be minimised by shrinking the diode surface and increasing the depletion volume which is supported by additional reverse substrate bias. Achieving a good Q/C-ratio leads to an improved Signal-to-Noise Ratio (SNR) and as a consequence also to a less power consuming design of the circuitry.
Pixel Chip Architecture
Currently, two R&D design streams are under development, called ASTRAL and ALPIDE (cf. Fig. 3 ). The ASTRAL chip is based on a rolling-shutter architecture, where rows of pixels are read simultaneously and the integration time is defined by the time the shutter needs to return to the same row. ASTRAL contains in-pixel discriminators and end-of-column sparsification (SUZE). This architecture is based on the ULTIMATE chip developed for the STAR PXL detector. The MISTRAL is a variant of ASTRAL having end-of-column discriminators, resulting in a simpler in-pixel circuitry but at a higher power density. On the other hand ALPIDE operates in a global shutter mode. The shutter can either be started by an external trigger signal or be kept continuously open. In continuous-integration mode the shutter is only closed to advance to the next event. The chip features in-pixel discrimination and in-pixel hit buffers. These buffers allow to acquire consecutive events while the readout of the previous event is still ongoing. Furthermore, a priority encoder is used to achieve in-matrix sparsification. Only pixel containing hits are propagated to the end-of-column further reducing the power-consumption and the area necessary for the peripheral logic.
After the successful development and characterisation of small-scale prototypes, large-scale prototypes, close to the final chip dimensions, of both ASTRAL and ALPIDE architectures are currently being characterised.
ASTRAL/MISTRAL Prototypes
The FSBB-M0 (cf. 
pALPIDEfs -a Full-Scale Prototype of the ALPIDE
The pALPIDEfs is a full-scale prototype of the ALPIDE family (cf. Fig. 4 ) with a dimension of 30 mm × 15 mm containing about 0.5 × 10 6 pixels of 28 µm × 28 µm. The power consumption per pixel front-end is 40 nW leading to a power density of 4.7 mW/cm 2 . In order to increase the depletion volume, a reverse substrate bias can be applied to this chip. In its current version, four sectors containing different design options are implemented and in particular, several diode geometries with different sizes of p-well openings and reset mechanisms, namely PMOS resets and diode resets as outlined in Tab. 2. The pALPIDEfs features in-matrix sparsification based on a priority encoder. The targeted power density for this prototype without off-chip data transmission for future prototypes of this family is about 30 mW/cm 2 .
The pALPIDEfs has been characterised in the laboratory as well as in test beam. The following results were obtained using a telescope of 6 or 7 pALPIDEfs at the CERN PS using a 6 GeV pion beam. The first results on detection efficiency and noise are shown in Fig. 6 . A detection efficiency of 99 % at a fake-hit rate of 10 −5 is achievable. The plot was obtained having only 20 pixels masked. Without reverse substrate bias, sector 0 (black full circles) does not reach a detection efficiency of above 99 %, while this detection efficiency is reached using reverse substrate bias (black open circles) as shown in Fig. 7 . Also the other sectors gain margin using reverse substrate bias, allowing for higher thresholds maintaining detection efficiencies above 99 %. The position resolution has been measured and the corresponding residuals and the cluster size are shown in Fig. 6 . This measurement still includes a tracking error of about 3 µm leading nevertheless to an uncorrected spatial resolution of about 5.5 µm. All measurement results confirm the positive effect of a larger spacing on the detection performance. This can most likely be attributed to an increase depleted volume due to decreased side-wall capacitance. Furthermore, the pixel with diode reset (green triangles) perform better than the pixels with PMOS reset. 
Mechanics and Assembly
As mentioned above, the upgraded ITS consists of an Inner Barrel (IB) and an Outer Barrel (OB). The IB and OB consist of three and four layers at radii of 22 mm, 31 mm and 39 mm and 194 mm, 247 mm, 353 mm and 405 mm, respectively. The basic element of a layer is the stave, which consists of a carbon space frame to which the cold plate and the cooling ducts are attached. Above the cold plate a number of pixel chips, 9 for the IB and 14 for the OB, connected to a common Flexible Printed Circuit (FPC) are glued (cf. Fig. 8 ). The FPC consists of low-CTE polyimide plus aluminium and copper as conductor for the IB and OB, respectively. The chip will be connected to the FPC using laser soldering, allowing a distribution of the connection pads over the entire chip surface rather than its periphery. This has been successfully prototyped and is working on pALPIDEfs chips. The staves of the IB will have a length of 270 mm. The staves of the middle and outer two layers of the OB will be 843 mm and 1475 mm long. In order to improve the pointing resolution, the material budget of the inner layers will not exceed 0.3 % X/X 0 on average per layer. The material budget will be higher in the regions of stave overlap and cooling pipes (cf. Fig. 8 ).
For the OB and its very long staves further segmentations are needed. An OB stave consists of two half-staves which consists of several modules each. In addition the material budget per layer is 0.9 % X/X 0 per layer. First prototypes of the IB and OB mechanics have been assembled and have been successfully characterised for their mechanical strength and thermal properties [3] .
Summary and Outlook
ALICE will replace the entire ITS by a MAPS-based, pixel-only tracker in 2019. This upgrade will significantly improve impact-parameter resolution and increase readout-rate capabilities. Moreover, better tracking efficiency and p T resolution at low p T will be achieved. For the pixel sensor R&D, large-scale prototypes of two separate design architectures are currently being characterised and have shown satisfactory results. The mechanical structures have been prototyped and successfully tested. Also the novel laser soldering to establish the connection between the pixel chips and the flexible printed circuit has been successfully applied to working prototype chips. Further close-to-final design prototypes will be tested in the near future and assembled in staves in order to prepare the mass production.
